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[571 ABSTRACT 
A power control circuit for a three phase induction 
motor wherein power factors for the three phases are 
summed to provide a control signal, and this control 
signal is particularly filtered and then employed to con- 
trol the duty cycle of each phase of input power to the 
motor. 
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THREE PHASE POWER FACTOR CONTROLLER 
ORIGIN OF THE INVENTION 
This invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or for the Government of the 
United States for governmental purposes and without 
the payment of any royalties thereon or therefor. 
This application is a continuation of application Ser. 
No. 199,765, filed Oct. 23, 1980, now abandoned. 
TECHNICAL FIELD 
This invention relates to power input controls for 
induction motors, and particularly to an improved con- 
trol for regulating power input to a three phase motor as 
a function of load. 
BACKGROUNDART 
The applicant previously described in U.S. Pat. No. 
4,052,648 a power reduction system for induction mo- 
tors in which the effective voltage input to the motor is 
varied directly as a function of load. In that patent it is 
noted that the power factor of such motors varies di- 
rectly with loading, and that the power factor of a less 
than fully loaded motor might be maintained at an opti- 
mum level by reducing the effective voltage to the 
motor, the applicant earlier determined, and such is 
described in referenced patent, that power input to a 
motor may be automaticaly varied as a function of load 
by commanding that it operate at a selected power 
factor. The system described in this patent has been 
very successful and has been widely used with respect 
to single phase motors. 
The applicant also tested the applicability of this 
system to three phase motors, testing being of motors 
wherein the "Y", or common reference power, terminal 
of the motor is brought out of the motor and available 
for control purposes. It worked well. In many three 
phase motors, however, it has been found that a com- 
mon reference terminal is not available, that is, a com- 
mon reference terminal through which current from all 
three phases flow. It further appears that simply sam- 
pling one of the three phases of the motor and deriving 
a power factor control signal from it is not satisfactory. 
Significant stability problems may be encountered. 
It is an object of this invention to provide an im- 
proved three phase power factor controller particularly 
adaptable for employment with three phase motors 
wherein there is not available a terminal common to all 
phases, and wherein problems of motor instability are 
overcome. 
DISCLOSURE OF THE INVENTION 
In accordance with this invention, a power factor, or 
phase detector, is employed for each of the phases of a 
three phase induction motor, and the detected values 
are summed to effect a composite signal, and this signal 
is used as a basis of control. The signal is subjected to 
signal conditioning, including signal integration, and 
Y 
employed to control the turn-on time of each of three 
thyristors coupling power to the motor. 
"IEF DESCRIPT1oN OF THE 
FIG. 1 is an electrical schematic diagram of an em- 
(wavefbrm b of FIG. i) responsive to the input voltage 
(waveform a of FIG. 3). The second one is current 
65 square wave shaper 56, which provides through resistor 
54 a rectangular wave (waveform d of FIG. 3), repre- 
sentative of the negative half cycle of input current 
(waveform c of FIG. 3). This output of phase detection bodiment of the invention. 
2 
FIG. 2 is an electrical schematic diagram of the phase 
detectors employed in the embodiment of the invention 
shown in FIG. I. 
FIG. 3 consists of a series of waveforms illustrative of 
5 the operation of the phase detector shown in FIG. 2. 
FIG. 4 consists of a series of waveforms illustrating 
the generation of triggering pulses in accordance with 
the circuitry shown in FIG. I. 
FIG. 5 is an electrical schematic diagram of an alter- 
10 nate embodiment of the invention. 
FIG. 6 is an electrical schematic diagram of the phase 
detector employed in the embodiment of the invention 
shown in FIG. 5. 
FIG. 7 consists of a series of signal pulses illustrating 
15 the frequency of turn-on of the Triac-type thyristors 
employed in the circuit shown in FIG. 5 (Triac is a 
trademark of the General Electric Company of Syra- 
cuse, N.Y.). 
BEST MODE FOR CARRYING OUT THE 
INVENTION 
Referring initially to FIG. I, a three phase motor 10 
is powered through SCR (silicon control rectifier) de- 
vices 12, 14, and 16 from a three phase power line, 
25 typically providing 220 or 440 volts, 60 cycle, A.C. 
from terminals A, B, and C. One phase of such a signal 
is illustrated by voltage wave a of FIG. 3. As the SCR 
devices provide for conduction only in one direction, a 
diode 18 is connected across each SCR and poled for 
30 opposite direction conduction. Current is sampled by 
current sampling transformers 26, 28, and 30, shunted 
by resistors 20, 22, and 24, each of these resistors being 
connected in series with an input to motor PO. Trans- 
formers 26,28, and 30 are individually connected across 
35 one of these resistors (via a primary winding, as shown), 
and with one secondary terminal grounded, the other 
secondary terminal provides a discretely phased current 
signal output (as shown in waveform c of FIG. 3). Ter- 
minal X is associated with phase A, terminal Z is associ- 
40 ated with phase B, and terminal Y is associated with 
phase C. A power factor signal, a signal proportional to 
the current-voltage phase differential of each of the 
three phase inputs is obtained, separately, by phase 
detectors 32, 34, and 36. Phase detector 32 receives a 
45 current responsive signal sample from terminal X, rep- 
resentative of the A phase current, and a voltage signal 
from transformer 38, representative of the A-C phase 
voltage, and provides a first phase detected output on 
terminal 40. Phase detector 34 receives a sample from 
50 terminal Z, representative of the B phase current, and a 
C-B voltage sample from transformer 42 and provides a 
second phase detected output on terminal 40. Phase 
detector 36 receives a phase C current signal sample 
from terminal Y, and a B-A phase voltage sample from 
55 transformer 44 and provides a third phase detection 
signal on terminal 40. The three signals, designated PI, 
P2, and P3, respectively, from the three phase detectors 
are shown in waveforms f and g of FIG. 3. 
The phase detectors are identical, and an embodiment 
60 of each is shown in FIG. 2. It includes two conventional 
squaring circuits. One is voltage square wave shaper 50, 
which Drovides through resistor 52 a rectangular wave 
2o 
3 
is also noted by the k signs at the input terminals of the 
phase detectors (as shown in FIG. 1). The outputs of the 
two wave shaping circuits are combined through resis- 
tors 52 and 54. Diode 60 passes only the positive portion 
of each output to terminal 40, which is common with 
the outputs of phase detectors 32,34, and 36 (as shown 
in FIG. I). Waveform e illustrates the combination 
process showing the waveform of a single phase detec- 
tor as it would appear without diode 60, which diode 
eliminates the negative portions of the waveforms. Sig- 
nificantly, in the detection process, each phase detector 
produces a pulse (e.g., PI from detector 32, P2 from 
detector 34, and P3 from detector 36) which is, in effect, 
turned “on” by the leading or rising edge of voltage 
waveform b and turned ‘‘ofr’ by the trailing edge of 
waveform d. Thus, the width of pulse Pi (it has a con- 
stant amplitude) tends to increase upon the occurrence 
of increased phase angle between current and voltage 
(thus decreased power factor) and decrease in width 
with decreased phase angle (and thus increased power 
factor). 
Assuming as indicated that pulse PI represents the 
output of phase detector 32, waveforms f and g illus- 
trate the relatively time presence of output pulses P2 and 
P3 from phase detectors 34 and 36, respectively. As the 
outputs are brought together at terminal 40, waveform 
g of FIG. 3 illustrates the combined signals at this point. 
This composite of these becomes the basic feedback 
4 
smooth and constant level, approximating the average 
signal value present, the signal must be responsive to 
signal changes incident to changes in motor loading, 
typically calling for a signal response upward to ap- 
5 proximately 20 Hz. This is achieved by the circuitry 
shown. 
Inasmuch as the control system of the invention has 
the effect of providing a quite low WMS voltage of 
motor PO in its normal running, but unloaded state, and 
10 such voltage would be inadequate to provide a starting 
voltage to the motors, means are provided to insure that 
the load or power factor control signal is ineffective 
until the motor is brought up to operating speed. This is 
accomplished by a delay circuit consisting of capacitor 
15 77 connected to the positive, or non-inverting, input of 
operational amplifier 64, a resistor 78 connected be- 
tween this input and ground, and resistor 80 in series 
with capacitor ‘7’7 and +15 volt power supply (as 
shown). Upon the application of power to motor PO, 
20 and at the same time to the bias supply (not shown) 
providing all bias voltages for the circuitry in FIG. 1, an 
initial charging current through resistors 78 and $0 is of 
a value sufficient to override a maximum input applied 
to the negative input of amplifier 64 for a period of 
25 several seconds. Thus, motor BO may be brought up to 
operating speed before its input voltage may be effec- 
tively reduced in accordance with a control mode as 
described. 
control signal, and as will be noted, this is a signal of Thyristor triggering signals are developed by the 
pulses of a repetition rate of 180 Hz. This is in contrast 30 comparison of the control signal (e.g., SI and S2ofFIG. 
to previous circuit approaches wherein a single phase 4) output of operational amplifier 64 and ramp shaped 
detected output (from one of the three phases) is em- signals r. Ammp signal for each phase is developed by 
ployed, which would, of course, have been either at 60 one of conventional ramp generators $4, 86, and 88, 
Hz or 120 Hz rate, depending upon whether a half or responsive to A-C, C-€3, and B-A phase voltages from 
full wave detection was employed. 35 transformers 38, 42, and 44, respectively. The ramp 
The next step in accordance with this invention is to outputs r of these generators are illustrated by solid line 
effect a signal conditioning of the control signal in waveforms a, b, and c, respectively, of FIG. 4, and 
wherein the direct current character of the signal must are separately applied to conventional comparators 90, 
be compatible with the thyristor trigger circuitry and 92, and 94, together with a control signal from opera- 
still have a frequency response up to on the order of 20 40 tional amplifier 64. In operation, a comparator provides 
Hz. The control signal is applied to the inverting input a pulse output when the level of the control signal, e.g., 
of operational amplifier 64 of signal conditioner or inte- dashed line Si of FIG. 4, intersects the leading edge of 
grating circuit 66, together with a power factor com- a ramp signal. Thus, as shown, for example, with a 
mand signal supplied through resistor 68 from potenti- control signal Si applied to the comparators, there is 
ometer 70. Potentiometer 70 is biased negatively to 45 produced output pulses shown in waveforms d, e, and f 
provide a difference or subtraction signal with respect of FIG. 4. These pulses, which result in the triggering of 
to the positive signal as developed at the outputs of the the thyristors, as will be described, occur once per cy- 
phase detectors. Signal conditioning is effected by an cle, and are thus representative of a half wave mode of 
inverse feedback network consisting of two circuits, operation. The relatively narrow triggering pulses 
one being capacitor 72 connected between the output 50 shown as waveforms d, e, and f of FIG. 4 produce 
and inverting input of operational amplifier 64, and the relatively short “turn on” times for SCR devices 82,14, 
other consisting of a series combination of capacitor 74 and 16, and thus produce a relatively low RMS input 
and resistor 76 connected between these two points. voltage to motor IO. This state of operation will initially 
The feedback network is basically an integrative or lag have been brought about by phase detectors detecting a 
one. The combination of resistor 76 (approximately 55 downward shift in power factor (by an upward shift in 
15,000 ohms) and capacitor 74 (approximately 5 MFD) current-voltage phase angle) occurring when motor 
is initially effective (at 0 frequency) to commence pro- loading is shifted to a low state. The resulting output 
viding a lag effect. At about 2 Hz, the lag state com- signal of operational amplifier $4 will be such as to 
mences to diminish as the value of resistor 76 com- produce a motor RMS input voltage which brings 
mences to have a dominant effect over capacitor 74. 60 about an equilibrium between the commanded power 
Then at about 20 Hz, capacitor 72 (approximately 0.68 factors determined by the bias output of potentiometer 
MFD) commences to be effective to again impose a 70 and integrated output of the phase detectors. 
pronounced lag effect. The resulting signal is a rela- The actual control of the current “turn on” periods 
tively smooth signal representing the integral of the for the thyristors is effected by gates 96, 98, and 1200, 
composite outputs of the phase detectors less the com- 65 which pass high frequency signals responsive to the 
mand signal. The signal, as used, is represented by the outputs of comparators 90,92, and 94. Gates 96,98, and 
sample signal waveforms Si and S2 as shown in FIG. 4. 808) are electronic switches and function to effect gating 
It is important that while the signals have a relatively of the high frequency signal (e.g., 10 KHz) from high 
4,433,276 
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frequency oscillator 102 through the primary windings wave feedback control signal. Capacitors 162 and 154 
of transformers 104, 106, and 108 to the thyristors. Re- . and resistors 156, 158, and 160 provide a lag-lead-lead 
sistor 110 and diode 112 are connected in series across network required for stabilizing the closed loop control 
the primary of each transformer in order to suppress signal. 
inductive voltages to a safe level consistent with semi- 5 The output of operational amplifier 151 (FIG. 5) is 
conductive circuitry employed. The secondaries of fed to comparators 90, 92, and 94, which function, as 
transformers 104,106, and 108 are connected, as shown) described, for their counterparts in FIG. 1, except that 
in series with diode 114 between the gate and cathode of the rate of comparison performed by each is at a 120 Hz 
SCR devices 12, 14, and 16. Turn on Periods for the rate. The outputs of the comparators otherwise control 
thyristors follow, for example, the periods of the pulse 10 gates 96,98, and PO0 in the same manner to apply high 
outputs of the comparators (as &own in Waveforms frequency triggering signals to Triacs 107,109, and 111 
d-i). The waveforms marked by waveforms g-i, which during a portion of each half cycle (rather than during 
are produced by control signal Sz, are illustrative of the them only Once each cycle, as in the case of the system 
turn on periods for a moderately to substantially loaded shown in FIG. 1) determined by load On motor 10 to 
motor in contrast to Pulses shown in waveforms d-f, 15 effect power control, as otherwise described with re- 
which are indicative of a slightly loaded or a motor spect to FIG. 1. 
As a further difference between the systems of FIGS. having no load. 
FIG. 5 illustrates a modified form of the invention 1 and 5, it is to be noted that instead of the coordinate 
wherein instead Of the order of input voltage-current signal inputs to the phase bi-directional Triac switches 107, 109, and 111 are em- 20 detectors as shown in FIG. 1, the order of the connec- 
Of sCR 
ployed' Like components to those Of have like 
numerical designations* A resistor '13 and capacitor 
lP5 are the 
tion of circuitry of FIG. 5 differs. Thus, in FIG. 5, the 
voltage-current input to the phase detectors is directly 
relatable in terms of the input phase designations A, B, connected in series power terminals of each of the triac switches in order to and C. Accordingly, the voltage input to phase detector stabilize their operation. Since the Triac switches are 25 122 is obtained from the A-B phase input, and the cur- 
controllable during both half cycles of input power, it is rent of that phase detector is obtained from sampling necessary to provide a full wave control, and thus ramp the current through the A phase input. Similarly, the generators 116, 118, and 120 are indicated as being 120 
are full wave devices, and each is as shown in FIG. 6. 3o compared with the current input obtained from current Hz devices, Likewise, phase detectors 122, 124, and 126 
Referring to FIG. Q, the phase detector includes two 
oppositely phased voltage squaring circuits 128 and 130 
and two oppositely phased current squaring circuits 132 
and 134. The outputs of voltage squaring circuit 128 and 
tors 136 and 138 and the sum rectified by diode 140. 
B-C phase input to phase detector is 
flow through the phase input* 
age input 
with a current derived signa1 input from current flow 
through the phase c input* Further, the voltage input to 
FIG. 5 is shifted by an R-C (resistance-capacitance) 
the C-A 
to phase detector 126 is 
current squaring circuit 132 are summed through resis- 35 each Of the phase detectors and ramp generators Of 
similarly, the outputs of voltage squaring circuit 130 circuit consisting of resistor 131, resistor 133, and ca- 
and current squaring circuit 134 are summed through a pacitor 135, which effects an essentially 40" lag in cur- 
like pair of resistors 136 and 138 and rectified by a diode rent with respect to Voltage. It is found that a 40" phase 
140. Finally, the rectified outputs of the squaring cir- 40 1% Produces the optimum delay of the tfigger Pulses 
cuits appear on the common terminal 142, on which required for turning on the Triacs. 
there is connected all phase detector outputs, as will be Both of the embodiments of this invention illustrated 
noted in FIG. 5. These outputs, there being two for herein provide a smooth Current input Control to motor 
each half cycle of input to each phase, appear in FIG. 7, 10 and accomplish a Power factor type regulation of 
showing that in a time period of one cycle of 60 cycle 45 input power as a function Of loading and without signifi- 
current, a period of 0.16 seconds, 6 output pulses occur. cant motor instability. 
Thus, there is provided twice as many output pulses as I claim: 
the circuit shown in FIG. 1. By virtue of this higher 1. A Power factor control system for a three Phase 
frequency output, a frequency of 360 Hz compared to 
180 Hz for the circuit of FIG. 1, the time constant char- 50 first, second and third Phase detection means for 
acteristic of signal conditioning or integrating circuit sampling the current and voltage in each of said 
150 differs from signal conditioner 66 of the circuit of three phases and providing discrete outputs 
FIG. 1. Signal conditioner 150 includes three inverse wherein each is proportional to the in-phase state 
feedback circuits between the output and input of oper- of one discrete phase; 
ational amplifier 151, one consisting of capacitor 152, 55 summing means for combining the three current-volt- 
one consisting of capacitor 154 in series with resistor age state outputs of said detection means and pro- 
156, and one consisting of resistors 158 and 160 and an viding a current-voltage state signal at three times 
intermediate capacitor 162 connected to ground. Ca- the rate of a sample from one of said phases; 
pacitor 152 typically has a value of 0.15 MFD, or from means for providing a power factor command signal; 
0.12 to 0.18 MFD. Capacitor 154 typically has a value 60 difference means for subtracting said command signal 
of 20 MFD, or from 18 to 22 MFD. Resistor 156 typi- from said current-voltage state signal to provide a 
cally has a value of 12,000 ohms, or in the range of from difference signal; 
10K to 15K ohms. Resistors 158 and 160 typically have signal conditioning means responsive to said differ- 
like values of 18,000 ohms, or in the range of from 16K ence signal for providing a control signal which is 
to 20K ohms, and capacitor 162 typically has a value of 65 essentially smooth with respect to the average 
3 MFD, or in the range of from 2 to 4 MFD. The func- value of said current-voltage state signal, but in- 
tion of these feedback circuits is as follows. Capacitor cludes changes occurring at a change in motor 
152 provides a low pass filter to smooth the square loading; and 




control means, including switching means connected 
in series with each phase input of said motor, said 
switching means being responsive to said control 
signal for varying the “on” time of each cycle of 
input power to a said phase input as a direct func- 
tion of load on a said motor. 
2. A power factor control system as set forth in claim 
each said switching means comprises an SCR, and 
there is an oppositely polarized rectifier connected 
across each said SCR; 
1 wherein: 
each said detection means samples one-half cycle of 
electrical current and voltage; and 
said signal conditioning means includes signal means 
for effecting, with an increase in frequency, a lag 15 
function, then a diminished lag function, and finally 
an increased lag function, whereby the stability of 
motor operation is enhanced. 
3. A power factor control system as set forth in claim 
2 wherein: 20 
a signal output proportional to the phase difference 
between the phase voltage and current, power factor 
command signal generating means for providing a 
power factor command signal, and a control means 
5 responsive to the output of said phase detector means 
and to said power factor command signal for control- 
ling switching of said electronic switching means, the 
improvement to enhance motor operation stability, 
comprising: 
10 
said control means includes a half wave signal ramp 
generator and a comparator for each said phase; 
each said comparator includes means responsive to 
said control signal and a signal from one said ramp 
generator for providing a gating signal of a width 
which varies inversely as a function of the ampli- 
tude of said control signal; and 
a high frequency signal and gating means responsive 
to said gating signal from said comparator for ap- 
plying said high frequency signal as a “turn on” 
signal to a said SCR. 
4. A power factor control system as set forth in claim 
each said switching means comprises a Triac; 
each said phase detection means samples both half 
cycles of an alternating current input to a said 
phase; and 
said signal conditioning means includes signal feed- 
back means for effecting, with an increase in fre- 
quency, a series of functions to achieve stability of 
motor operation. 
5. A power factor control system as set forth in claim 
said control means includes a full wave signal ramp 
generator and comparator for each said phase; 
each said comparator includes means responsive to 
said control signal and a signal from a ramp genera- 
tor for providing a gating signal of a width which 
varies as an inverse function of said control signal; 
and 
a high frequency signal and gating means responsive 
to said gating signal from said ramp generator for 
applying said high frequency signal as a “turn on” 
signal to each said Triac. 
6. A power factor control system as set forth in claim 
said signal conditioning means includes a delay cir- 
cuit means to initially override said difference sig- 
nal for a short period so as to bring said motor up 
to operating speed before initiating a control signal. 
7. In a power factor control system for a three-phase 
alternating current induction motor adapted to be 
loaded, which system comprises an electronic switching 
means individually connected between the respective 
phase terminals of a three-phase supply line and the 
corresponding phase windings of the motor, a phase 
detector means for detecting the motor voltage and 







first, second, and third phase detection means for 
sampling the motor voltage and current at not 
more than each full cycle of input alternating 
power input to each of said three motor phases and 
providing discrete pulse signal outputs, each dis- 
crete pulse signal output indicating the phase dif- 
ference between the voltage and current in one 
discrete phase; 
summing means for combining said pulse signal out- 
puts into a series, each series having three times the 
number of pulse signal outputs as from a single 
detection means; 
operational means for receiving the summed series of 
said discrete pulse signal outputs from said sum- 
ming means and said power factor command signal 
for providing a control signal which is essentially 
smooth and has a direct current character but in- 
cludes those amplitude changes occurring at a 
change in loading of said motor; 
and first, second, and third control means responsive 
to said control signal of said operational means and 
each responsive to the voltage phase input of an 
individual winding of said motor for producing a 
distinct triggering signal to said electronic switch- 
ing means for that individual winding of the motor 
for varying the “on” time of cycle of input power 
to said motor as a direct function of load on said 
motor. 
8. The improvement in a power factor control system 
40 as set forth in claim 7 wherein: 
each said phase detection means provides a single 
output at each half cycle of an alternating current 
input to a discrete phase of said motor. 
9. The improvement in power factor control system 
said operation means includes feedback means for 
effecting with an increase in frequency a series of 
functions for achieving stability of motor opera- 
tion. 
BO. The improvement in a power factor control sys- 
each said control means includes a ramp generator 
and a comparator; 
each said Comparator includes means responsive to 
said control signal and a signal from one of said 
ramp generators for providing a gating signal of a 
width which varies inversely as a function of the 
amplitude of said control signal, and a high fre- 
quency signal and gating means responsive to said 
gating signal from said comparator for applying 
said high frequency signal as a “turn-on’’ signal to 
said switching means. 
11. The improvement in a power factor control sys- 
said signal ramp generator is a half wave signal ramp 
12. The improvement in a power factor control sys- 
45 as set forth in claim 7 wherein: 
5 0  
tem as set forth in claim 8 wherein: 
55 
60 
tem as set forth in claim PO wherein: 
65 
generator. 
tem as set forth in claim BO wherein: 
9 
4,433,276 
said signal ramp generator is a full wave signal ramp 
13. The improvement in a power factor control sys- 
said control signal represents a difference between 
said power factor command signal and said series 
of said discrete signal outputs of said summing 
means. 
14. The improvement in a power factor control sys- 
said operation means includes an operational ampli- 
15. The improvement in a power factor control sys- 
each said discrete signal output of said phase detec- 
tion means has a signal width proportional to the 
phase difference between voltage and current of 
one discrete phase. 
16. A power factor control system having a three 20 
generator. 
tem as set forth in claim 7 wherein: 
10 tem as set forth in claim 13 wherein: 
fier. 
tem as set forth in claim 7 wherein: 15 
phase alternatina current induction motor adavted to be 
10 
said operation means including feedback means from 
its output to its input for achieving stability of 
motor operations; 
first, second, and third ramp generator signal means 
for generating output signal ramps in response to 
phase voltage of each of said three motor phases; 
first, second, and third comparators for receiving, 
respectively, the output signal ramps of said first, 
second, and third ramp generator means, and for 
receiving said control signal of said operation 
means and therefrom producing, respectively, a 
signal triggering pulse; 
first, second, and third switching means, each includ- 
ing an electronic switch for connection in series 
with a phase input of a said motor, for receiving 
said signal triggering pulses from said first, second, 
and third comparators, respectively, for varying 
the “on” time of the electronic switch during each 
cycle of input power to a said phase input as a 
direct function of load on said motor. 
17. A Dower factor control system as set forth in 
I 
loaded comprising: claim 16 wherein: 
first, second, and third phase detection means for 
detecting the current and voltage in each of said 
three motor phases at not more than each full cycle 25 
of alternating power input thereto, and for provid- 
ing discrete pulse signal outputs, each said discrete 
pulse signal output having a time width propor- 
tional to the phase difference between the voltage 
and current in that phase; 
summing means for combining said discrete pulse 
signal outputs into a series having three times the 
detection means; 
of a direct current character; 
operation means for receiving the summed series of 
discrete pulse signal outputs from said summing 
means and the power factor command signal to 40 
produce a control amplitude output signal which is 
essentially smooth but includes those amplitude 
changes occurring at a change in loading of said 
motor; 
delay circuit means are provided to initially override 
the signal inputs to said operation means for a short 
Period SO as to bring said motor UP to operating 
speed before initiating control of its input voltage. 
system as set forth in 18. A power factor 
l6 wherein: 
each said 
19. A power factor control system as set forth in 
each said electronic switch is an SCR with an oppo- 
site polarized rectifier connected across said SCR. 
switch is a Triac. 
30 
claim 16 wherein: 
number Of pulse Outputs as from a sing1e 
for generating a power factor command signal 
20. A power factor control system as set forth in 
said power factor command signal has an electrical 
35 claim 16 wherein: 
state opposite to the electrical state of said summed 
series of pulse signal outputs from said detection 
means. 
21. A power factor control system as set forth in 
said operation means includes an operational ampli- 
claim 16 wherein: 
fier. * * * * *  
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